mirror of
https://github.com/rvtr/twl_wrapsdk.git
synced 2025-10-31 06:11:10 -04:00
7f0987cd6e
git-svn-id: file:///Users/lillianskinner/Downloads/platinum/twl/twl_wrapsdk/trunk@90 4ee2a332-4b2b-5046-8439-1ba90f034370
214 lines
7.3 KiB
C
214 lines
7.3 KiB
C
/*---------------------------------------------------------------------------*
|
|
Project: TwlSDK - MI - include
|
|
File: wram_abc.h
|
|
|
|
Copyright 2007 Nintendo. All rights reserved.
|
|
|
|
These coded instructions, statements, and computer programs contain
|
|
proprietary information of Nintendo of America Inc. and/or Nintendo
|
|
Company Ltd., and are protected by Federal copyright law. They may
|
|
not be disclosed to third parties or copied or duplicated in any form,
|
|
in whole or in part, without the prior written consent of Nintendo.
|
|
|
|
$Log: $
|
|
$NoKeywords: $
|
|
*---------------------------------------------------------------------------*/
|
|
|
|
#ifndef TWL_MI_WRAM_ABC_H_
|
|
#define TWL_MI_WRAM_ABC_H_
|
|
|
|
#include <twl/ioreg.h>
|
|
|
|
#ifdef SDK_ARM9
|
|
#include <nitro/hw/ARM9/mmap_global.h>
|
|
#else //SDK_ARM7
|
|
#include <nitro/hw/ARM7/mmap_global.h>
|
|
#endif
|
|
|
|
|
|
#ifdef __cplusplus
|
|
extern "C" {
|
|
#endif
|
|
|
|
//----------------------------------------------------------------
|
|
// enum definition
|
|
//
|
|
|
|
typedef enum
|
|
{
|
|
MI_WRAM_A_ARM9 = 0 << REG_MI_WRAM_A0_MST_SHIFT,
|
|
MI_WRAM_A_ARM7 = 1 << REG_MI_WRAM_A0_MST_SHIFT
|
|
}
|
|
MIWramA;
|
|
|
|
typedef enum
|
|
{
|
|
MI_WRAM_B_ARM9 = 0 << REG_MI_WRAM_B0_MST_SHIFT,
|
|
MI_WRAM_B_ARM7 = 1 << REG_MI_WRAM_B0_MST_SHIFT,
|
|
MI_WRAM_B_DSP_I = 2 << REG_MI_WRAM_B0_MST_SHIFT
|
|
}
|
|
MIWramB;
|
|
|
|
typedef enum
|
|
{
|
|
MI_WRAM_C_ARM9 = 0 << REG_MI_WRAM_C0_MST_SHIFT,
|
|
MI_WRAM_C_ARM7 = 1 << REG_MI_WRAM_C0_MST_SHIFT,
|
|
MI_WRAM_C_DSP_D = 2 << REG_MI_WRAM_C0_MST_SHIFT
|
|
}
|
|
MIWramC;
|
|
|
|
typedef enum
|
|
{
|
|
MI_WRAM_A_OFS_0KB = 0 << REG_MI_WRAM_A0_OFS_SHIFT,
|
|
MI_WRAM_A_OFS_64KB = 1 << REG_MI_WRAM_A0_OFS_SHIFT,
|
|
MI_WRAM_A_OFS_128KB = 2 << REG_MI_WRAM_A0_OFS_SHIFT,
|
|
MI_WRAM_A_OFS_192KB = 3 << REG_MI_WRAM_A0_OFS_SHIFT
|
|
}
|
|
MIOfsWramA;
|
|
|
|
typedef enum
|
|
{
|
|
MI_WRAM_B_OFS_0KB = 0 << REG_MI_WRAM_B0_OFS_SHIFT,
|
|
MI_WRAM_B_OFS_32KB = 1 << REG_MI_WRAM_B0_OFS_SHIFT,
|
|
MI_WRAM_B_OFS_64KB = 2 << REG_MI_WRAM_B0_OFS_SHIFT,
|
|
MI_WRAM_B_OFS_96KB = 3 << REG_MI_WRAM_B0_OFS_SHIFT,
|
|
MI_WRAM_B_OFS_128KB = 4 << REG_MI_WRAM_B0_OFS_SHIFT,
|
|
MI_WRAM_B_OFS_160KB = 5 << REG_MI_WRAM_B0_OFS_SHIFT,
|
|
MI_WRAM_B_OFS_192KB = 6 << REG_MI_WRAM_B0_OFS_SHIFT,
|
|
MI_WRAM_B_OFS_224KB = 7 << REG_MI_WRAM_B0_OFS_SHIFT
|
|
}
|
|
MIOfsWramB;
|
|
|
|
typedef enum
|
|
{
|
|
MI_WRAM_C_OFS_0KB = 0 << REG_MI_WRAM_C0_OFS_SHIFT,
|
|
MI_WRAM_C_OFS_32KB = 1 << REG_MI_WRAM_C0_OFS_SHIFT,
|
|
MI_WRAM_C_OFS_64KB = 2 << REG_MI_WRAM_C0_OFS_SHIFT,
|
|
MI_WRAM_C_OFS_96KB = 3 << REG_MI_WRAM_C0_OFS_SHIFT,
|
|
MI_WRAM_C_OFS_128KB = 4 << REG_MI_WRAM_C0_OFS_SHIFT,
|
|
MI_WRAM_C_OFS_160KB = 5 << REG_MI_WRAM_C0_OFS_SHIFT,
|
|
MI_WRAM_C_OFS_192KB = 6 << REG_MI_WRAM_C0_OFS_SHIFT,
|
|
MI_WRAM_C_OFS_224KB = 7 << REG_MI_WRAM_C0_OFS_SHIFT
|
|
}
|
|
MIOfsWramC;
|
|
|
|
typedef enum
|
|
{
|
|
MI_WRAM_A_IMG_64KB = 1 << REG_MI_WRAM_A_MAP_IMG_SHIFT,
|
|
MI_WRAM_A_IMG_128KB = 2 << REG_MI_WRAM_A_MAP_IMG_SHIFT,
|
|
MI_WRAM_A_IMG_256KB = 3 << REG_MI_WRAM_A_MAP_IMG_SHIFT,
|
|
|
|
MI_WRAM_A_IMG_MIN = MI_WRAM_A_IMG_64KB,
|
|
#ifdef TWL_PLATFORM_BB
|
|
MI_WRAM_A_IMG_MAX = MI_WRAM_A_IMG_128KB
|
|
#else // TWL_PLATFORM_TS
|
|
MI_WRAM_A_IMG_MAX = MI_WRAM_A_IMG_256KB
|
|
#endif // TWL_PLATFORM_TS
|
|
}
|
|
MIImageWramA;
|
|
|
|
typedef enum
|
|
{
|
|
MI_WRAM_B_IMG_32KB = 0 << REG_MI_WRAM_B_MAP_IMG_SHIFT,
|
|
MI_WRAM_B_IMG_64KB = 1 << REG_MI_WRAM_B_MAP_IMG_SHIFT,
|
|
MI_WRAM_B_IMG_128KB = 2 << REG_MI_WRAM_B_MAP_IMG_SHIFT,
|
|
MI_WRAM_B_IMG_256KB = 3 << REG_MI_WRAM_B_MAP_IMG_SHIFT,
|
|
|
|
MI_WRAM_B_IMG_MIN = MI_WRAM_B_IMG_32KB,
|
|
#ifdef TWL_PLATFORM_BB
|
|
MI_WRAM_B_IMG_MAX = MI_WRAM_B_IMG_128KB
|
|
#else // TWL_PLATFORM_TS
|
|
MI_WRAM_B_IMG_MAX = MI_WRAM_B_IMG_256KB
|
|
#endif // TWL_PLATFORM_TS
|
|
}
|
|
MIImageWramB;
|
|
|
|
typedef enum
|
|
{
|
|
MI_WRAM_C_IMG_32KB = 0 << REG_MI_WRAM_C_MAP_IMG_SHIFT,
|
|
MI_WRAM_C_IMG_64KB = 1 << REG_MI_WRAM_C_MAP_IMG_SHIFT,
|
|
MI_WRAM_C_IMG_128KB = 2 << REG_MI_WRAM_C_MAP_IMG_SHIFT,
|
|
MI_WRAM_C_IMG_256KB = 3 << REG_MI_WRAM_C_MAP_IMG_SHIFT,
|
|
|
|
MI_WRAM_C_IMG_MIN = MI_WRAM_C_IMG_32KB,
|
|
#ifdef TWL_PLATFORM_BB
|
|
MI_WRAM_C_IMG_MAX = MI_WRAM_C_IMG_128KB
|
|
#else // TWL_PLATFORM_TS
|
|
MI_WRAM_C_IMG_MAX = MI_WRAM_C_IMG_256KB
|
|
#endif // TWL_PLATFORM_TS
|
|
}
|
|
MIImageWramC;
|
|
|
|
|
|
#define MI_WRAM_A_BLOCK_SIZE 0x00010000 // 64KB
|
|
#define MI_WRAM_B_BLOCK_SIZE 0x00008000 // 32KB
|
|
#define MI_WRAM_C_BLOCK_SIZE 0x00008000 // 32KB
|
|
|
|
#ifdef TWL_PLATFORM_BB
|
|
#define MI_WRAM_A_BLOCK_NUM 2
|
|
#define MI_WRAM_B_BLOCK_NUM 4
|
|
#define MI_WRAM_C_BLOCK_NUM 4
|
|
#else // TWL_PLATFORM_TS
|
|
#define MI_WRAM_A_BLOCK_NUM 4
|
|
#define MI_WRAM_B_BLOCK_NUM 8
|
|
#define MI_WRAM_C_BLOCK_NUM 8
|
|
#endif // TWL_PLATFORM_TS
|
|
|
|
|
|
#define REG_WRAM_A_BNK_PACK( b_no, master, ofs, enable ) REG_WRAM_BNK_PACK( A, b_no, (master), (ofs), (enable) )
|
|
#define REG_WRAM_B_BNK_PACK( b_no, master, ofs, enable ) REG_WRAM_BNK_PACK( B, b_no, (master), (ofs), (enable) )
|
|
#define REG_WRAM_C_BNK_PACK( b_no, master, ofs, enable ) REG_WRAM_BNK_PACK( C, b_no, (master), (ofs), (enable) )
|
|
#define REG_WRAM_BNK_PACK( abc, b_no, master, ofs, enable ) \
|
|
( \
|
|
(((enable) != FALSE) * REG_MI_WRAM_##abc##b_no##_E_MASK) \
|
|
| (ofs) \
|
|
| (master) \
|
|
)
|
|
|
|
|
|
#define MI_WRAM_MAP_NULL HW_WRAM_AREA
|
|
|
|
#define REG_MI_WRAM_A_MAP_MAX 0x10000000
|
|
#define REG_MI_WRAM_B_MAP_MAX REG_MI_WRAM_A_MAP_MAX
|
|
#define REG_MI_WRAM_C_MAP_MAX REG_MI_WRAM_A_MAP_MAX
|
|
|
|
#define REG_WRAM_A_MAP_PACK( start, end, img_size ) REG_WRAM_MAP_PACK( A, (start), (end), (img_size) )
|
|
#define REG_WRAM_B_MAP_PACK( start, end, img_size ) REG_WRAM_MAP_PACK( B, (start), (end), (img_size) )
|
|
#define REG_WRAM_C_MAP_PACK( start, end, img_size ) REG_WRAM_MAP_PACK( C, (start), (end), (img_size) )
|
|
#define REG_WRAM_MAP_PACK( abc, start, end, img_size ) \
|
|
( \
|
|
REG_WRAM_MAP_CONV_ADDR( abc, START, (start) ) \
|
|
| REG_WRAM_MAP_CONV_ADDR( abc, END, (end) ) \
|
|
| (img_size) \
|
|
)
|
|
#define REG_WRAM_A_MAP_CONV_ADDR( border, addr ) REG_WRAM_MAP_CONV_ADDR( A, border, (addr) )
|
|
#define REG_WRAM_B_MAP_CONV_ADDR( border, addr ) REG_WRAM_MAP_CONV_ADDR( B, border, (addr) )
|
|
#define REG_WRAM_C_MAP_CONV_ADDR( border, addr ) REG_WRAM_MAP_CONV_ADDR( C, border, (addr) )
|
|
#define REG_WRAM_MAP_CONV_ADDR( abc, border, addr ) \
|
|
( \
|
|
(((((addr) - HW_WRAM_AREA) / MI_WRAM_##abc##_BLOCK_SIZE) << REG_MI_WRAM_##abc##_MAP_##border##_SHIFT) & REG_MI_WRAM_##abc##_MAP_##border##_MASK) \
|
|
)
|
|
|
|
#define REG_WRAM_A_MAP_OFS_PACK( start_ofs, end_ofs ) REG_WRAM_MAP_OFS_PACK( A, (start_ofs), (end_ofs) )
|
|
#define REG_WRAM_B_MAP_OFS_PACK( start_ofs, end_ofs ) REG_WRAM_MAP_OFS_PACK( B, (start_ofs), (end_ofs) )
|
|
#define REG_WRAM_C_MAP_OFS_PACK( start_ofs, end_ofs ) REG_WRAM_MAP_OFS_PACK( C, (start_ofs), (end_ofs) )
|
|
#define REG_WRAM_MAP_OFS_PACK( abc, start_ofs, end_ofs ) \
|
|
( \
|
|
REG_WRAM_MAP_CONV_OFS( abc, START, (start_ofs) ) \
|
|
| REG_WRAM_MAP_CONV_OFS( abc, END, (end_ofs) ) \
|
|
)
|
|
#define REG_WRAM_A_MAP_CONV_OFS( border, ofs ) REG_WRAM_MAP_CONV_OFS( A, border, (ofs) )
|
|
#define REG_WRAM_B_MAP_CONV_OFS( border, ofs ) REG_WRAM_MAP_CONV_OFS( B, border, (ofs) )
|
|
#define REG_WRAM_C_MAP_CONV_OFS( border, ofs ) REG_WRAM_MAP_CONV_OFS( C, border, (ofs) )
|
|
#define REG_WRAM_MAP_CONV_OFS( abc, border, ofs ) \
|
|
( \
|
|
((((ofs) / MI_WRAM_##abc##_BLOCK_SIZE) << REG_MI_WRAM_##abc##_MAP_##border##_SHIFT) & REG_MI_WRAM_##abc##_MAP_##border##_MASK) \
|
|
)
|
|
|
|
#ifdef __cplusplus
|
|
} /* extern "C" */
|
|
#endif
|
|
|
|
/* TWL_MI_WRAM_ABC_H_ */
|
|
#endif
|