mirror of
https://github.com/rvtr/twl_mcu.git
synced 2025-06-18 06:35:40 -04:00
70 lines
2.2 KiB
C
70 lines
2.2 KiB
C
#ifndef _MDSTATUS_
|
|
#define _MDSTATUS_
|
|
|
|
#pragma sfr
|
|
#pragma DI
|
|
#pragma EI
|
|
#pragma NOP
|
|
#pragma HALT
|
|
#pragma STOP
|
|
|
|
|
|
typedef unsigned long ULONG;
|
|
typedef unsigned int UINT;
|
|
typedef unsigned short USHORT;
|
|
typedef unsigned char UCHAR;
|
|
typedef unsigned char BOOL;
|
|
|
|
|
|
#define ON 1
|
|
#define OFF 0
|
|
|
|
#define TRUE 1
|
|
#define FALSE 0
|
|
|
|
#define IDLE 0 /* idle status */
|
|
#define READ 1 /* read mode */
|
|
#define WRITE 2 /* write mode */
|
|
|
|
#define SET 1
|
|
#define CLEAR 0
|
|
|
|
#define MD_STATUS unsigned short
|
|
#define MD_STATUSBASE 0x0
|
|
|
|
/* status list definition */
|
|
#define MD_OK MD_STATUSBASE+0x0 /* register setting OK */
|
|
#define MD_RESET MD_STATUSBASE+0x1 /* reset input */
|
|
#define MD_SENDCOMPLETE MD_STATUSBASE+0x2 /* send data complete */
|
|
#define MD_OVF MD_STATUSBASE+0x3 /* timer count overflow */
|
|
|
|
/* error list definition */
|
|
#define MD_ERRORBASE 0x80
|
|
#define MD_ERROR MD_ERRORBASE+0x0 /* error */
|
|
#define MD_RESOURCEERROR MD_ERRORBASE+0x1 /* no resource available */
|
|
#define MD_PARITYERROR MD_ERRORBASE+0x2 /* UARTn parity error */
|
|
#define MD_OVERRUNERROR MD_ERRORBASE+0x3 /* UARTn overrun error */
|
|
#define MD_FRAMEERROR MD_ERRORBASE+0x4 /* UARTn frame error */
|
|
#define MD_ARGERROR MD_ERRORBASE+0x5 /* Error agrument input error */
|
|
#define MD_TIMINGERROR MD_ERRORBASE+0x6 /* Error timing operation error */
|
|
#define MD_SETPROHIBITED MD_ERRORBASE+0x7 /* setting prohibited */
|
|
#define MD_DATAEXISTS MD_ERRORBASE+0x8 /* Data to be transferred next exists in TXBn register */
|
|
#define MD_SPT MD_STATUSBASE+0x8 /*IIC stop*/
|
|
#define MD_NACK MD_STATUSBASE+0x9 /*IIC no ACK*/
|
|
#define MD_SLAVE_SEND_END MD_STATUSBASE+0x10 /*IIC slave send end*/
|
|
#define MD_SLAVE_RCV_END MD_STATUSBASE+0x11 /*IIC slave receive end*/
|
|
#define MD_MASTER_SEND_END MD_STATUSBASE+0x12 /*IIC master send end*/
|
|
#define MD_MASTER_RCV_END MD_STATUSBASE+0x13 /*IIC master receive end*/
|
|
#define MD_BUSY MD_STATUSBASE+0x14 /*IIC is busy*/
|
|
|
|
/* the value for IMS and IXS */
|
|
//#define MEMORY_IMS_SET 0x42 // 0500A
|
|
#define MEMORY_IMS_SET 0x04 // 0501A
|
|
|
|
/*
|
|
*******************************************************************************
|
|
** Function define
|
|
*******************************************************************************
|
|
*/
|
|
#endif
|