mirror of
https://github.com/rvtr/ctr_mcu.git
synced 2025-06-19 00:55:37 -04:00
b6a9f86b9f
バグ無しPMICに対応(…。) TCOM→VCSの間に17m程開ける SELECT押しながら起動で＊＊＊するは機能しない（SOCプルアップのため、必ずLになっている）ので削除。 ？？？ TWL側I2Cの、offコマンドを無視、resetコマンドに完全一致でないと反応しない用にした。 git-svn-id: file:///Volumes/Transfer/gigaleak_20231201/2020-05-23%20-%20ctr.7z%20+%20svn_v1.068.zip/ctr/svn/ctr_mcu@33 013db118-44a6-b54f-8bf7-843cb86687b1
108 lines
2.9 KiB
C
108 lines
2.9 KiB
C
#pragma SFR
|
||
#pragma NOP
|
||
#pragma HALT
|
||
#pragma STOP
|
||
|
||
#include "incs.h"
|
||
#include "renge.h"
|
||
#include "pm.h"
|
||
|
||
#include "accero.h"
|
||
|
||
|
||
extern u8 command_bl_set;
|
||
|
||
|
||
/* ========================================================
|
||
======================================================== */
|
||
void tsk_debug( )
|
||
{
|
||
u8 temp;
|
||
static u8 count = 0;
|
||
static u8 task_interval;
|
||
|
||
if( system_status.pwr_state == ON_TRIG ){
|
||
|
||
iic_mcu_write_a_byte( IIC_SLA_DCP, 0x08, 0x80 ); // ACR<43>©0x80 Šö”<E2809D>‚<EFBFBD>[<5B>h‚Ö
|
||
|
||
/*
|
||
temp = iic_mcu_read_a_byte( IIC_SLA_8LEDS, IIC_8LEDS_REG_DO );
|
||
count += 1;
|
||
iic_mcu_write_a_byte( IIC_SLA_8LEDS, IIC_8LEDS_REG_DO, count );
|
||
iic_mcu_write_a_byte( IIC_SLA_DBG_MONITOR, 3, count );
|
||
*/
|
||
}
|
||
return;
|
||
}
|
||
|
||
u8 temp_debug_3;
|
||
|
||
void tsk_debug2( )
|
||
{
|
||
u8 str[4];
|
||
|
||
if( ( system_status.pwr_state == ON ) || ( system_status.pwr_state == SLEEP ) )
|
||
{
|
||
/*
|
||
str[3] = vreg_ctr[ VREG_C_FREE0 ];
|
||
str[2] = vreg_ctr[ VREG_C_FREE1 ];
|
||
str[1] = vreg_ctr[ VREG_C_STATUS ];
|
||
str[0] = vreg_ctr[ VREG_C_RTC_SEC ];
|
||
*/
|
||
str[3] = vreg_ctr[ VREG_C_BT_TEMP ];
|
||
str[2] = vreg_ctr[ VREG_C_FREE0 ];
|
||
str[1] = vreg_ctr[ VREG_C_FREE1 ];
|
||
str[0] = MIN;
|
||
|
||
// iic_mcu_write_a_byte( IIC_SLA_DBG_MONITOR, 2, vreg_ctr[ VREG_C_IRQ1 ] );
|
||
// iic_mcu_write_a_byte( IIC_SLA_DBG_MONITOR, 1, boot_ura );
|
||
// iic_mcu_write_a_byte( IIC_SLA_DBG_MONITOR, 1, vreg_ctr[ VREG_C_SND_VOL ] );
|
||
// iic_mcu_write_a_byte( IIC_SLA_DBG_MONITOR, 1, vreg_ctr[ VREG_TUNE ] );
|
||
// iic_mcu_write_a_byte( IIC_SLA_DBG_MONITOR, 0, vreg_ctr[ VREG_C_ACC_ZH ] );
|
||
// iic_mcu_write_a_byte( IIC_SLA_DBG_MONITOR, 3, vreg_ctr[ VREG_C_TUNE ] );
|
||
// iic_mcu_write_a_byte( IIC_SLA_DBG_MONITOR, 2, vreg_ctr[ VREG_C_SND_VOL ] );
|
||
// iic_mcu_write_a_byte( IIC_SLA_DBG_MONITOR, 1, vreg_ctr[ VREG_C_STATUS ] );
|
||
// iic_mcu_write_a_byte( IIC_SLA_DBG_MONITOR, 0, vreg_ctr[ VREG_C_ACC_ZH ] );
|
||
|
||
iic_mcu_write( IIC_SLA_DBG_MONITOR, 0, 4, &str[0] );
|
||
}
|
||
return;
|
||
}
|
||
|
||
|
||
#if 0
|
||
/* ========================================================
|
||
<20>^<5E>X<EFBFBD>N‚Đ‚ČŚ`
|
||
======================================================== */
|
||
task_interval tsk_hina( )
|
||
{
|
||
switch ( system_status.pwr_state )
|
||
{
|
||
case OFF:
|
||
case ON_TRIG:
|
||
case ON:
|
||
case SLEEP_TRIG:
|
||
case SLEEP:
|
||
case OFF_TRIG:
|
||
default:
|
||
}
|
||
|
||
return ( Žź‚Ě‹N <20>E®‚Ü‚Ĺ‚Ě<E2809A>V <20>EX <20>Ee <20>E tick <20>E<EFBFBD>E); // –<> tic ŚÄ‚΂ę‚邱‚Ć‚É‚Č‚č‚Ü‚·
|
||
}
|
||
|
||
|
||
// <20>|<7C>C<EFBFBD>“<EFBFBD>^‚ʼn˝‚©‚ŕ‚炤‚̂͊댯‚Č‹C‚Ş‚µ‚Ä‚«‚˝
|
||
/* ‚±‚̂悤‚ÉŽg‚¤
|
||
renge_task_immed_add( <20>^<5E>X<EFBFBD>NŠÖ<C5A0>”‚Ö‚Ě<E2809A>|<7C>C<EFBFBD>“<EFBFBD>^ );
|
||
*/
|
||
task_status_immed tsk_imm_hina( u8 * arg )
|
||
{
|
||
return ( ERR_FINISED );
|
||
// ERR_FINISED <20>^<5E>X<EFBFBD>N‚đŤíŹś
|
||
// ERR_CONTINUE Žź‚É‚Č‚ń‚©Š„‚荞‚Ý‚Č‚č<E2809A>A<EFBFBD>†<EFBFBD>[<5B>U<EFBFBD>[‘€Ťě‚Č‚č<E2809A>A<EFBFBD>V<EFBFBD>X<EFBFBD>e<EFBFBD>€<EFBFBD>`<60>b<EFBFBD>N‚Ş
|
||
// —<>‚˝‚Ć‚«‚ÉŤÄ“xŽŔŤs
|
||
}
|
||
|
||
|
||
#endif
|