ctr_firmware/trunk/bootrom/include/brom/specfiles/ARM9-TEG.ldscript.template
nakasima f8c5b37b14 SVNファイル属性設定。
git-svn-id: file:///Volumes/Transfer/gigaleak_20231201/2020-09-30%20-%20paladin.7z/paladin/ctr_firmware@53 b871894f-2f95-9b40-918c-086798483c85
2008-12-01 10:32:04 +00:00

134 lines
3.3 KiB
Plaintext

//
// Scatter Loading Description File Templete
//
#define SDK_ASM
#include <brom/hw/ARM9/mmap_brom.h>
LOAD_NORMAL HW_BROM_NML HW_BROM_NML_SIZE
{
STUP_ENTRY +0
{
*crt0.*o (.emb_text, +FIRST)
}
NML_RO +0
{
*libos*.brom*.a (:gdef:OSi_Boot)
*libos*.brom*.a (:gdef:OSi_BootCore)
*libos*.brom*.a (:gdef:OSi_ClearWorkArea)
*libos*.brom*.a (:gdef:OS_DisableInterrupts)
*libos*.brom*.a (:gdef:OS_RestoreInterrupts)
*libmi*.brom*.a (+RO)
*libswi*.brom*.a (+RO)
*libpxi*.brom*.a (+RO)
*libacsign*.brom*.a (+RO)
* (Veneer$$Code)
}
RO +0
{
* (+RO)
}
SVC_RW HW_ITCM_END EMPTY 0
{
}
#ifndef BROM_DEF_LINK_SCATLD
DTCM HW_DTCM EMPTY 0
{
}
#else // BROM_DEF_LINK_SCATLD
ITCM (HW_ITCM + 0x100) (HW_ITCM_SIZE - 0x100)
{
* (.itcm)
* (.itcm.bss)
}
DTCM HW_DTCM HW_DTCM_SIZE
{
* (.dtcm)
* (.dtcm.bss)
}
#endif // BROM_DEF_LINK_SCATLD
}
LOAD_SECURE HW_BROM_SEC HW_BROM_SEC_SIZE
{
SEC_RO +0
{
*crt0_secure.o (.emb_text, +FIRST)
#ifdef BROM_DEF_LINK_SCATLD
*crt0scat.*o (.emb_text)
__main.o (+RO)
* (Region$$Table)
* (ZISection$$$Table)
* (!!!scatter)
* (!!handler_copy)
* (!!handler_zi)
* (x$fpl$fpinit)
#endif // BROM_DEF_LINK_SCATLD
*main.o (+RO)
*libos*.brom*.a (:gdef:OSi_KeyBinPack)
*libpad*.brom*.a (:gdef:PAD_Read)
*libpad*.brom*.a (:gdef:PAD_DetectFold)
*libmi*.brom*.a (:gdef:MI_Init)
*libmi*.brom*.a (:gdef:MI_ReadStream)
*libmi*.brom*.a (:gdef:MIi_PreMappingWram)
*libmi*.brom*.a (:gdef:MIi_MappingWramForARM9)
*libmi*.brom*.a (:gdef:MIi_MappingWramForARM7)
*libmi*.brom*.a (i.MIi_AdjustWramMapParam)
*libmi*.brom*.a (:gdef:MIi_SetExDmaArbitration)
*libmi*.brom*.a (:gdef:MIi_SetExDmaYieldCycles)
*libmi*.brom*.a (:gdef:MIi_SetExDmaParams)
*libmi*.brom*.a (:gdef:MIi_ExDmaRecv)
*libmi*.brom*.a (:gdef:MIi_ExDmaRecvCore)
*libmi*.brom*.a (:gdef:MIi_ExDmaRecvAsyncCore)
*libmi*.brom*.a (:gdef:MIi_WaitExDma)
*libmi*.brom*.a (:gdef:MIi_StopExDma)
*libmi*.brom*.a (:gdef:MIi_StopExDmaAsync)
*libpxi*.brom*.a (:gdef:PXI_InitFifoBROM)
*libpxi*.brom*.a (:gdef:PXI_SendDataByFifo)
*libpxi*.brom*.a (:gdef:PXI_RecvDataByFifo)
*libpxi*.brom*.a (:gdef:PXI_SendStream)
*libpxi*.brom*.a (:gdef:PXI_RecvStream)
*libpxi*.brom*.a (:gdef:PXIi_InitReadStream)
*libpxi*.brom*.a (:gdef:PXIi_ReadByteStream)
*libpxi*.brom*.a (:gdef:PXIi_ReadWordStream)
*libpxi*.brom*.a (:gdef:PXIi_TerminateReadStream)
*libos*.brom*.a (+RO)
*libnvram*.brom*.a (+RO)
*libromsd*.brom*.a (+RO)
*libgcd*.brom*.a (+RO)
*libpm*.brom*.a (+RO)
*libprint_hex*.brom*.a (+RO)
}
RW HW_BROM_WRAM HW_BROM_WRAM_SIZE
{
* (+RW)
}
ZI +0
{
* (+ZI)
}
BUF_OVER_BARRIER HW_BROM_WRAM_END EMPTY 0
{
}
TO_FIRM HW_BROM_TO_FIRM_BUF EMPTY HW_BROM_TO_FIRM_BUF_SIZE
{
}
}