mirror of
https://github.com/rvtr/ctr_firmware.git
synced 2025-10-31 07:51:08 -04:00
git-svn-id: file:///Volumes/Transfer/gigaleak_20231201/2020-09-30%20-%20paladin.7z/paladin/ctr_firmware@141 b871894f-2f95-9b40-918c-086798483c85
64 lines
2.8 KiB
C
64 lines
2.8 KiB
C
/*---------------------------------------------------------------------------*
|
|
Project: CtrFirm - HW - include
|
|
File: mmap_axi_wram.h
|
|
|
|
Copyright 2008 Nintendo. All rights reserved.
|
|
|
|
These coded instructions, statements, and computer programs contain
|
|
proprietary information of Nintendo of America Inc. and/or Nintendo
|
|
Company Ltd., and are protected by Federal copyright law. They may
|
|
not be disclosed to third parties or copied or duplicated in any form,
|
|
in whole or in part, without the prior written consent of Nintendo.
|
|
|
|
$Date:: $
|
|
$Rev$
|
|
$Author$
|
|
*---------------------------------------------------------------------------*/
|
|
#ifndef CTR_HW_ARM9_PRV_WRAM_H_
|
|
#define CTR_HW_ARM9_PRV_WRAM_H_
|
|
|
|
#include <ctr/hw/common/mmap_shared.h>
|
|
|
|
#ifdef __cplusplus
|
|
extern "C" {
|
|
#endif
|
|
|
|
//---- system reserved area
|
|
#define HW_PRV_WRAM_SYSRV HW_PRV_WRAM
|
|
#define HW_PRV_WRAM_SYSRV_END (HW_PRV_WRAM_SYSRV + HW_PRV_WRAM_SYSRV_SIZE)
|
|
#define HW_PRV_WRAM_SYSRV_SIZE 0x40 // 64B
|
|
|
|
//---- offset in system reserved area
|
|
#define HW_PRV_WRAM_SYSRV_OFS_INTR_VENEER 0x00
|
|
#define HW_PRV_WRAM_SYSRV_OFS_FIQ_VENEER 0x08
|
|
#define HW_PRV_WRAM_SYSRV_OFS_SWI_VENEER 0x10
|
|
#define HW_PRV_WRAM_SYSRV_OFS_UDEF_VENEER 0x18
|
|
#define HW_PRV_WRAM_SYSRV_OFS_IABT_VENEER 0x20
|
|
#define HW_PRV_WRAM_SYSRV_OFS_DABT_VENEER 0x28
|
|
#define HW_PRV_WRAM_SYSRV_OFS_INTR_CHECK 0x3c
|
|
|
|
//---- system reserved area
|
|
#define HW_EXCP_VENEER_BUF (HW_INTR_VENEER_BUF)
|
|
#define HW_EXCP_VENEER_BUF_END (HW_EXCP_VENEER_BUF + HW_EXCP_VENEER_BUF_SIZE)
|
|
#define HW_EXCP_VENEER_BUF_SIZE (8 * 6)
|
|
#define HW_INTR_VENEER_BUF (HW_PRV_WRAM_SYSRV + HW_PRV_WRAM_SYSRV_OFS_INTR_VENEER)
|
|
#define HW_INTR_VECTOR_BUF (HW_INTR_VENEER_BUF + 4)
|
|
#define HW_FIQ_VENEER_BUF (HW_PRV_WRAM_SYSRV + HW_PRV_WRAM_SYSRV_OFS_FIQ_VENEER)
|
|
#define HW_FIQ_VECTOR_BUF (HW_FIQ_VENEER_BUF + 4)
|
|
#define HW_SWI_VENEER_BUF (HW_PRV_WRAM_SYSRV + HW_PRV_WRAM_SYSRV_OFS_SWI_VENEER)
|
|
#define HW_SWI_VECTOR_BUF (HW_SWI_VENEER_BUF + 4)
|
|
#define HW_UDEF_VENEER_BUF (HW_PRV_WRAM_SYSRV + HW_PRV_WRAM_SYSRV_OFS_UDEF_VENEER)
|
|
#define HW_UDEF_VECTOR_BUF (HW_UDEF_VENEER_BUF + 4)
|
|
#define HW_IABT_VENEER_BUF (HW_PRV_WRAM_SYSRV + HW_PRV_WRAM_SYSRV_OFS_IABT_VENEER)
|
|
#define HW_IABT_VECTOR_BUF (HW_IABT_VENEER_BUF + 4)
|
|
#define HW_DABT_VENEER_BUF (HW_PRV_WRAM_SYSRV + HW_PRV_WRAM_SYSRV_OFS_DABT_VENEER)
|
|
#define HW_DABT_VECTOR_BUF (HW_DABT_VENEER_BUF + 4)
|
|
#define HW_INTR_CHECK_BUF (HW_PRV_WRAM_SYSRV + HW_PRV_WRAM_SYSRV_OFS_INTR_CHECK)
|
|
|
|
|
|
#ifdef __cplusplus
|
|
} /* extern "C" */
|
|
#endif
|
|
/* CTR_HW_ARM9_PRV_WRAM_H_ */
|
|
#endif
|