rvtr/ctr_firmware
1
Fork 0
mirror of https://github.com/rvtr/ctr_firmware.git synced 2025-10-31 07:51:08 -04:00
Code Issues Actions Packages Projects Releases Wiki Activity

ARM9メモリマップの不要な変更をロールバック。

Browse Source 
git-svn-id: file:///Volumes/Transfer/gigaleak_20231201/2020-09-30%20-%20paladin.7z/paladin/ctr_firmware@237 b871894f-2f95-9b40-918c-086798483c85
This commit is contained in:
nakasima 2009-01-29 09:30:42 +00:00
parent 80d7ae1288
commit c090790728
1 changed files with 3 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
trunk/include/ctr/hw/ARM9/mmap_global.h
View File

@ -78,7 +78,7 @@ extern "C" {
#endif // SDK_MG20EMU #endif // SDK_MG20EMU
#if !defined(SDK_MG20EMU) && !defined(SDK_NE1EMU) #ifndef SDK_MG20EMU
//----------------------------- Private WRAM //----------------------------- Private WRAM
#define HW_PRV_WRAM 0x08000000 #define HW_PRV_WRAM 0x08000000
#define HW_PRV_WRAM_END (HW_PRV_WRAM + HW_PRV_WRAM_SIZE) #define HW_PRV_WRAM_END (HW_PRV_WRAM + HW_PRV_WRAM_SIZE)
@ -89,7 +89,7 @@ extern "C" {
#define HW_IOREG_END 0x18000000 #define HW_IOREG_END 0x18000000
#define HW_REG_BASE HW_IOREG // alias #define HW_REG_BASE HW_IOREG // alias
#else // SDK_MG20EMU || SDK_NE1EMU #else // SDK_MG20EMU
//----------------------------- Private WRAM //----------------------------- Private WRAM
#define HW_PRV_WRAM 0x10000000 #define HW_PRV_WRAM 0x10000000
#define HW_PRV_WRAM_END (HW_PRV_WRAM + HW_PRV_WRAM_SIZE) #define HW_PRV_WRAM_END (HW_PRV_WRAM + HW_PRV_WRAM_SIZE)
@ -100,12 +100,10 @@ extern "C" {
#define HW_IOREG_END 0x10000000 #define HW_IOREG_END 0x10000000
#define HW_REG_BASE HW_IOREG // alias #define HW_REG_BASE HW_IOREG // alias
#ifdef SDK_MG20EMU
#define HW_MG20IOP_REG 0x40000000 #define HW_MG20IOP_REG 0x40000000
#define HW_MG20IOP_REG_END 0x40100000 #define HW_MG20IOP_REG_END 0x40100000
#endif // SDK_MG20EMU
#endif // SDK_MG20EMU || SDK_NE1EMU #endif // SDK_MG20EMU
#define HW_PRV_REG (HW_IOREG + 0) #define HW_PRV_REG (HW_IOREG + 0)
#define HW_AHBP_REG (HW_IOREG + 0x00100000) #define HW_AHBP_REG (HW_IOREG + 0x00100000)