mirror of
https://github.com/rvtr/ctr_firmware.git
synced 2025-10-31 07:51:08 -04:00
MPCORE->ARM11
git-svn-id: file:///Volumes/Transfer/gigaleak_20231201/2020-09-30%20-%20paladin.7z/paladin/ctr_firmware@39 b871894f-2f95-9b40-918c-086798483c85
This commit is contained in:
parent
d821a6d1ee
commit
076a872f2e
@ -28,13 +28,13 @@ extern "C" {
|
||||
#define HW_ARM11_CLOCK_MAX ?
|
||||
#define HW_CPU_CLOCK_MAX HW_ARM11_CLOCK_MAX
|
||||
|
||||
#define HW_MPCORE_IC_SIZE 0x4000 // Inst Cache
|
||||
#define HW_MPCORE_DC_SIZE 0x4000 // Data Cache
|
||||
#define HW_MPCORE_CACHE_LINE_SIZE 32
|
||||
#define HW_ARM11_IC_SIZE 0x4000 // Inst Cache
|
||||
#define HW_ARM11_DC_SIZE 0x4000 // Data Cache
|
||||
#define HW_ARM11_CACHE_LINE_SIZE 32
|
||||
|
||||
#define HW_IC_SIZE HW_MPCORE_IC_SIZE
|
||||
#define HW_DC_SIZE HW_MPCORE_DC_SIZE
|
||||
#define HW_CACHE_LINE_SIZE HW_MPCORE_CACHE_LINE_SIZE
|
||||
#define HW_IC_SIZE HW_ARM11_IC_SIZE
|
||||
#define HW_DC_SIZE HW_ARM11_DC_SIZE
|
||||
#define HW_CACHE_LINE_SIZE HW_ARM11_CACHE_LINE_SIZE
|
||||
|
||||
//**********************************************************************
|
||||
// Coprocessor Control Bits
|
||||
|
||||
Loading…
Reference in New Issue
Block a user