rvtr/TwlIPL
1
Fork 0
mirror of https://github.com/rvtr/TwlIPL.git synced 2025-10-31 06:01:12 -04:00
Code Issues Actions Packages Projects Releases Wiki Activity

未使用のWRAM-Cブロックがクリアされないようになっていたのを修正。

Browse Source 
git-svn-id: file:///Users/lillianskinner/Downloads/platinum/twl/TwlIPL/trunk@2023 b08762b0-b915-fc4b-9d8c-17b2551a87ff
This commit is contained in:
nakasima 2008-07-29 12:49:52 +00:00
parent 6c5dfc420d
commit aedca9170a
1 changed files with 6 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
build/libraries_sysmenu/boot/ARM9/src/bootAPI.c
View File

@ -147,6 +147,7 @@ static void BOOTi_RebootCallback( void** entryp, void* mem_list_v, REBOOTTarget*
// WRAMの配置
{
MIHeader_WramRegs *pWRAMREGS = (MIHeader_WramRegs *)th->s.main_wram_config_data;
int i;
reg_GX_VRAMCNT_C = pWRAMREGS->main_vrambnk_c;
reg_GX_VRAMCNT_D = pWRAMREGS->main_vrambnk_d;
// WRAM0/1の最終配置はOS_Bootで行う
@ -158,6 +159,11 @@ static void BOOTi_RebootCallback( void** entryp, void* mem_list_v, REBOOTTarget*
// TWL拡張WRAM
// ARM7のrebootでクリア
for (i=0; i<MI_WRAM_C_MAX_NUM; i++)
{
MIi_SetWramBankEnable_B(i, MI_WRAM_ENABLE);
MIi_SetWramBankEnable_C(i, MI_WRAM_ENABLE);
}
MI_SwitchWram_B(MI_WRAM_DSP, MI_WRAM_ARM7);
MI_SwitchWram_B(MI_WRAM_ARM9, MI_WRAM_ARM7);
MI_SwitchWram_C(MI_WRAM_DSP, MI_WRAM_ARM7);