rvtr/TwlIPL
1
Fork 0
mirror of https://github.com/rvtr/TwlIPL.git synced 2025-10-31 06:01:12 -04:00
Code Issues Actions Packages Projects Releases Wiki Activity

hyenaのWRAMコード位置をずらした際に大嘘をついていたので修正。

Browse Source 
正確には位置を0x10000手前へ。wram_regs.cの設定もこれに合わせたものに修正。

git-svn-id: file:///Users/lillianskinner/Downloads/platinum/twl/TwlIPL/trunk@666 b08762b0-b915-fc4b-9d8c-17b2551a87ff
This commit is contained in:
yoshida_teruhisa 2008-02-15 01:18:37 +00:00
parent 861755232c
commit 0a36abac95
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
build/components/hyena.TWL/wram_regs/wram_regs.c
View File

@ -68,7 +68,7 @@ u32 HYENA_WramReg[0x30/sizeof(u32)] =
TRUE, MI_WRAM_OFFSET_224KB, MI_WRAM_ARM7,
TRUE, MI_WRAM_OFFSET_192KB, MI_WRAM_ARM7,
TRUE, MI_WRAM_OFFSET_160KB, MI_WRAM_ARM7,
TRUE, MI_WRAM_OFFSET_128KB, MI_WRAM_ARM7
TRUE, MI_WRAM_OFFSET_128KB, MI_WRAM_ARM9
),
#endif
// WRAM-C