mirror of
https://github.com/Gericom/teak-llvm.git
synced 2025-06-19 19:45:40 -04:00
89fbd55145
Adding __attribute__((aligned(32))) to __m256 breaks the implementation of _mm256_loadu_ps on Windows. On Windows, alignment attributes have higher precedence than packing attributes. We also might want to carefully consider the consequences of changing our vector typedefs, since many users copy them and invent their own new, non-Intel specific vector type names. llvm-svn: 333958
62 lines
2.5 KiB
C
62 lines
2.5 KiB
C
// RUN: %clang_cc1 -w -triple x86_64-apple-darwin10 \
|
|
// RUN: -emit-llvm -o - %s | FileCheck %s --check-prefix=ALL --check-prefix=SSE
|
|
// RUN: %clang_cc1 -w -triple i386-apple-darwin10 \
|
|
// RUN: -emit-llvm -o - %s | FileCheck %s --check-prefix=ALL --check-prefix=SSE
|
|
// RUN: %clang_cc1 -w -triple x86_64-apple-darwin10 -target-feature +avx \
|
|
// RUN: -emit-llvm -o - %s | FileCheck %s --check-prefix=ALL --check-prefix=AVX
|
|
// RUN: %clang_cc1 -w -triple i386-apple-darwin10 -target-feature +avx \
|
|
// RUN: -emit-llvm -o - %s | FileCheck %s --check-prefix=ALL --check-prefix=AVX
|
|
// RUN: %clang_cc1 -w -triple x86_64-apple-darwin10 -target-feature +avx512f \
|
|
// RUN: -emit-llvm -o - %s | FileCheck %s --check-prefix=ALL --check-prefix=AVX512
|
|
// RUN: %clang_cc1 -w -triple i386-apple-darwin10 -target-feature +avx512f \
|
|
// RUN: -emit-llvm -o - %s | FileCheck %s --check-prefix=ALL --check-prefix=AVX512
|
|
// rdar://11759609
|
|
|
|
// At or below target max alignment with no aligned attribute should align based
|
|
// on the size of vector.
|
|
double __attribute__((vector_size(16))) v1;
|
|
// SSE: @v1 {{.*}}, align 16
|
|
// AVX: @v1 {{.*}}, align 16
|
|
// AVX512: @v1 {{.*}}, align 16
|
|
double __attribute__((vector_size(32))) v2;
|
|
// SSE: @v2 {{.*}}, align 16
|
|
// AVX: @v2 {{.*}}, align 32
|
|
// AVX512: @v2 {{.*}}, align 32
|
|
|
|
// Alignment above target max alignment with no aligned attribute should align
|
|
// based on the target max.
|
|
double __attribute__((vector_size(64))) v3;
|
|
// SSE: @v3 {{.*}}, align 16
|
|
// AVX: @v3 {{.*}}, align 32
|
|
// AVX512: @v3 {{.*}}, align 64
|
|
double __attribute__((vector_size(1024))) v4;
|
|
// SSE: @v4 {{.*}}, align 16
|
|
// AVX: @v4 {{.*}}, align 32
|
|
// AVX512: @v4 {{.*}}, align 64
|
|
|
|
// Aliged attribute should always override.
|
|
double __attribute__((vector_size(16), aligned(16))) v5;
|
|
// ALL: @v5 {{.*}}, align 16
|
|
double __attribute__((vector_size(16), aligned(64))) v6;
|
|
// ALL: @v6 {{.*}}, align 64
|
|
double __attribute__((vector_size(32), aligned(16))) v7;
|
|
// ALL: @v7 {{.*}}, align 16
|
|
double __attribute__((vector_size(32), aligned(64))) v8;
|
|
// ALL: @v8 {{.*}}, align 64
|
|
|
|
// Check non-power of 2 widths.
|
|
double __attribute__((vector_size(24))) v9;
|
|
// SSE: @v9 {{.*}}, align 16
|
|
// AVX: @v9 {{.*}}, align 32
|
|
// AVX512: @v9 {{.*}}, align 32
|
|
double __attribute__((vector_size(40))) v10;
|
|
// SSE: @v10 {{.*}}, align 16
|
|
// AVX: @v10 {{.*}}, align 32
|
|
// AVX512: @v10 {{.*}}, align 64
|
|
|
|
// Check non-power of 2 widths with aligned attribute.
|
|
double __attribute__((vector_size(24), aligned(64))) v11;
|
|
// ALL: @v11 {{.*}}, align 64
|
|
double __attribute__((vector_size(80), aligned(16))) v12;
|
|
// ALL: @v12 {{.*}}, align 16
|