mirror of
https://github.com/ApacheThunder/NTR_Launcher.git
synced 2025-06-18 19:15:40 -04:00

* Stage2 launcher UI added. This is a heavily modified HBMenu with ability to launch carts! This menu can be used to boot a bootloader NDS file for flascharts that the direct cart launcher fails to boot. * New audio files added for new menu. * HBMenu UI loaded by default if booted with no cart inserted. * INI file folder now located in NTR_Launcher folder instead. A default ini file from NitroFS (if mount of nitrofs succeeds) will be copied to SD if one is not present. * Stage2 launchers are expected to be in NTR Launcehr folder though you can navigate to any folder you want in the UI so stage2 launchers aren't the only thing this can be used for. You can also use this as a means of booting homebrew off SD in NTR mode.
320 lines
9.0 KiB
C
Executable File
320 lines
9.0 KiB
C
Executable File
/*
|
|
main.arm9.c
|
|
|
|
By Michael Chisholm (Chishm)
|
|
|
|
All resetMemory and startBinary functions are based
|
|
on the MultiNDS loader by Darkain.
|
|
Original source available at:
|
|
http://cvs.sourceforge.net/viewcvs.py/ndslib/ndslib/examples/loader/boot/main.cpp
|
|
|
|
License:
|
|
NitroHax -- Cheat tool for the Nintendo DS
|
|
Copyright (C) 2008 Michael "Chishm" Chisholm
|
|
|
|
This program is free software: you can redistribute it and/or modify
|
|
it under the terms of the GNU General Public License as published by
|
|
the Free Software Foundation, either version 3 of the License, or
|
|
(at your option) any later version.
|
|
|
|
This program is distributed in the hope that it will be useful,
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
GNU General Public License for more details.
|
|
|
|
You should have received a copy of the GNU General Public License
|
|
along with this program. If not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
|
|
#define ARM9
|
|
#undef ARM7
|
|
#include <nds/memory.h>
|
|
#include <nds/arm9/video.h>
|
|
#include <nds/arm9/input.h>
|
|
#include <nds/interrupts.h>
|
|
#include <nds/dma.h>
|
|
#include <nds/timers.h>
|
|
#include <nds/system.h>
|
|
#include <nds/ipc.h>
|
|
|
|
#include "common.h"
|
|
#include "miniconsole.h"
|
|
|
|
#define LAUNCH_DATA 0x020007F0
|
|
|
|
volatile int arm9_stateFlag = ARM9_BOOT;
|
|
volatile u32 arm9_errorCode = 0xFFFFFFFF;
|
|
volatile bool arm9_errorClearBG = false;
|
|
volatile bool consoleDebugMode = false;
|
|
volatile u32 arm9_BLANK_RAM = 0;
|
|
volatile u32 defaultFontPalSlot = 0;
|
|
|
|
volatile tLauncherSettings* launchData = (tLauncherSettings*)LAUNCH_DATA;
|
|
|
|
volatile int language = -1;
|
|
volatile bool scfgUnlock = false;
|
|
volatile bool twlMode = false;
|
|
volatile bool twlCLK = false;
|
|
volatile bool TWLVRAM = false;
|
|
volatile bool debugMode = false;
|
|
volatile bool consoleInit = false;
|
|
|
|
static char TXT_STATUS[] = "STATUS: ";
|
|
static char TXT_ERROR[] = "ERROR: ";
|
|
static char ERRTXT_NONE[] = "NONE";
|
|
static char ERRTXT_STS_CLRMEM[] = "CLEAR MEMORY";
|
|
static char ERRTXT_STS_LOAD_BIN[] = "LOAD CART";
|
|
static char ERRTXT_STS_STARTBIN[] = "START BINARY";
|
|
static char ERRTXT_STS_START[] = "BOOTLOADER STARTUP";
|
|
static char ERRTXT_LOAD_NORM[] = "LOAD NORMAL";
|
|
static char ERRTXT_LOAD_OTHR[] = "LOAD OTHER";
|
|
static char ERRTXT_SEC_NORM[] = "SECURE NORMAL";
|
|
static char ERRTXT_SEC_OTHR[] = "SECURE OTHER";
|
|
static char ERRTXT_LOGO_CRC[] = "LOGO CRC";
|
|
static char ERRTXT_HEAD_CRC[] = "HEADER CRC";
|
|
static char NEW_LINE[] = "\n";
|
|
|
|
/*-------------------------------------------------------------------------
|
|
External functions
|
|
--------------------------------------------------------------------------*/
|
|
extern void arm9_clearCache (void);
|
|
extern void arm9_reset (void);
|
|
extern void Print(char *str);
|
|
|
|
/*-------------------------------------------------------------------------
|
|
arm9_errorOutput
|
|
Displays an error code on screen.
|
|
|
|
Each box is 2 bits, and left-to-right is most-significant bits to least.
|
|
Red = 00, Yellow = 01, Green = 10, Blue = 11
|
|
|
|
Written by Chishm
|
|
--------------------------------------------------------------------------*/
|
|
static void arm9_errorOutput (u32 code) {
|
|
Print(NEW_LINE);
|
|
switch (code) {
|
|
case (ERR_NONE) : {
|
|
BG_PALETTE_SUB[defaultFontPalSlot] = 0x8360;
|
|
Print(TXT_STATUS);
|
|
Print(ERRTXT_NONE);
|
|
} break;
|
|
case (ERR_STS_CLR_MEM) : {
|
|
BG_PALETTE_SUB[defaultFontPalSlot] = 0x8360;
|
|
Print(TXT_STATUS);
|
|
Print(ERRTXT_STS_CLRMEM);
|
|
} break;
|
|
case (ERR_STS_LOAD_BIN) : {
|
|
BG_PALETTE_SUB[defaultFontPalSlot] = 0x8360;
|
|
Print(TXT_STATUS);
|
|
Print(ERRTXT_STS_LOAD_BIN);
|
|
} break;
|
|
case (ERR_STS_STARTBIN) : {
|
|
BG_PALETTE_SUB[defaultFontPalSlot] = 0x8360;
|
|
Print(TXT_STATUS);
|
|
Print(ERRTXT_STS_STARTBIN);
|
|
} break;
|
|
case (ERR_STS_START) : {
|
|
BG_PALETTE_SUB[defaultFontPalSlot] = 0x8360;
|
|
Print(TXT_STATUS);
|
|
Print(ERRTXT_STS_START);
|
|
} break;
|
|
case (ERR_LOAD_NORM) : {
|
|
BG_PALETTE_SUB[defaultFontPalSlot] = 0x801B;
|
|
Print(TXT_ERROR);
|
|
Print(ERRTXT_LOAD_NORM);
|
|
} break;
|
|
case (ERR_LOAD_OTHR) : {
|
|
BG_PALETTE_SUB[defaultFontPalSlot] = 0x801B;
|
|
Print(TXT_ERROR);
|
|
Print(ERRTXT_LOAD_OTHR);
|
|
} break;
|
|
case (ERR_SEC_NORM) : {
|
|
BG_PALETTE_SUB[defaultFontPalSlot] = 0x801B;
|
|
Print(TXT_ERROR);
|
|
Print(ERRTXT_SEC_NORM);
|
|
} break;
|
|
case (ERR_SEC_OTHR) : {
|
|
BG_PALETTE_SUB[defaultFontPalSlot] = 0x801B;
|
|
Print(TXT_ERROR);
|
|
Print(ERRTXT_SEC_OTHR);
|
|
} break;
|
|
case (ERR_LOGO_CRC) : {
|
|
BG_PALETTE_SUB[defaultFontPalSlot] = 0x801B;
|
|
Print(TXT_ERROR);
|
|
Print(ERRTXT_LOGO_CRC);
|
|
} break;
|
|
case (ERR_HEAD_CRC) : {
|
|
BG_PALETTE_SUB[defaultFontPalSlot] = 0x801B;
|
|
Print(TXT_ERROR);
|
|
Print(ERRTXT_HEAD_CRC);
|
|
} break;
|
|
}
|
|
}
|
|
|
|
/*-------------------------------------------------------------------------
|
|
arm9_main
|
|
Clears the ARM9's icahce and dcache
|
|
Clears the ARM9's DMA channels and resets video memory
|
|
Jumps to the ARM9 NDS binary in sync with the ARM7
|
|
Written by Darkain, modified by Chishm
|
|
--------------------------------------------------------------------------*/
|
|
void arm9_main (void) {
|
|
|
|
register int i;
|
|
|
|
|
|
if (launchData->language != 0xFF)language = (u8)launchData->language;
|
|
if (launchData->scfgUnlock == 0x01)scfgUnlock = true;
|
|
if (launchData->twlMode == 0x01)twlMode = true;
|
|
if (launchData->twlVRAM == 0x01)TWLVRAM = true;
|
|
if (launchData->twlCLK == 0x01)twlCLK = true;
|
|
if (launchData->debugMode == 0x01)debugMode = true;
|
|
|
|
if (twlMode) {
|
|
*((vu32*)REG_MBK1)=0x8D898581;
|
|
*((vu32*)REG_MBK2)=0x8C888480;
|
|
*((vu32*)REG_MBK3)=0x9C989490;
|
|
*((vu32*)REG_MBK4)=0x8C888480;
|
|
*((vu32*)REG_MBK5)=0x9C989490;
|
|
REG_MBK6=0x00000000;
|
|
REG_MBK7=0x07C03740;
|
|
REG_MBK8=0x07403700;
|
|
} else {
|
|
// MBK settings for NTR mode games
|
|
*((vu32*)REG_MBK1)=0x8D898581;
|
|
*((vu32*)REG_MBK2)=0x91898581;
|
|
*((vu32*)REG_MBK3)=0x91999591;
|
|
*((vu32*)REG_MBK4)=0x91898581;
|
|
*((vu32*)REG_MBK5)=0x91999591;
|
|
REG_MBK6 = 0x00003000;
|
|
REG_MBK7 = 0x00003000;
|
|
REG_MBK8 = 0x00003000;
|
|
}
|
|
|
|
//set shared ram to ARM7
|
|
WRAM_CR = 0x03;
|
|
REG_EXMEMCNT = 0xE880;
|
|
|
|
// Disable interrupts
|
|
REG_IME = 0;
|
|
REG_IE = 0;
|
|
REG_IF = ~0;
|
|
|
|
if (debugMode)arm9_errorCode = ERR_STS_START;
|
|
|
|
// Synchronise start
|
|
ipcSendState(ARM9_START);
|
|
while (ipcRecvState() != ARM7_START);
|
|
|
|
ipcSendState(ARM9_MEMCLR);
|
|
|
|
arm9_clearCache();
|
|
|
|
for (i=0; i<16*1024; i+=4) { //first 16KB
|
|
(*(vu32*)(i+0x00000000)) = 0x00000000; //clear ITCM
|
|
(*(vu32*)(i+0x00800000)) = 0x00000000; //clear DTCM
|
|
}
|
|
|
|
for (i=16*1024; i<32*1024; i+=4) { //second 16KB
|
|
(*(vu32*)(i+0x00000000)) = 0x00000000; //clear ITCM
|
|
}
|
|
|
|
(*(vu32*)0x00803FFC) = 0; //IRQ_HANDLER ARM9 version
|
|
(*(vu32*)0x00803FF8) = ~0; //VBLANK_INTR_WAIT_FLAGS ARM9 version
|
|
|
|
// Clear out FIFO
|
|
REG_IPC_FIFO_CR = IPC_FIFO_ENABLE | IPC_FIFO_SEND_CLEAR;
|
|
REG_IPC_FIFO_CR = 0;
|
|
|
|
// Blank out VRAM
|
|
VRAM_A_CR = 0x80;
|
|
VRAM_B_CR = 0x80;
|
|
// Don't mess with the VRAM used for execution
|
|
// VRAM_D_CR = 0x80;
|
|
VRAM_E_CR = 0x80;
|
|
VRAM_F_CR = 0x80;
|
|
VRAM_G_CR = 0x80;
|
|
VRAM_H_CR = 0x80;
|
|
VRAM_I_CR = 0x80;
|
|
|
|
// Clear out ARM9 DMA channels
|
|
for (i=0; i<4; i++) {
|
|
DMA_CR(i) = 0;
|
|
DMA_SRC(i) = 0;
|
|
DMA_DEST(i) = 0;
|
|
TIMER_CR(i) = 0;
|
|
TIMER_DATA(i) = 0;
|
|
}
|
|
|
|
VRAM_A_CR = 0;
|
|
VRAM_B_CR = 0;
|
|
// Don't mess with the VRAM used for execution
|
|
// VRAM_D_CR = 0;
|
|
VRAM_E_CR = 0;
|
|
VRAM_F_CR = 0;
|
|
VRAM_G_CR = 0;
|
|
VRAM_H_CR = 0;
|
|
VRAM_I_CR = 0;
|
|
|
|
BG_PALETTE[0] = 0xFFFF;
|
|
|
|
videoSetMode(0);
|
|
|
|
dmaFill((void*)&arm9_BLANK_RAM, VRAM_A, 256*1024); // Banks A, B
|
|
dmaFill((void*)&arm9_BLANK_RAM, VRAM_E, 128*1024); // Banks E, F, G, H, I
|
|
|
|
// set ARM9 state to ready and wait for instructions from ARM7
|
|
ipcSendState(ARM9_READY);
|
|
while (ipcRecvState() != ARM7_BOOTBIN) {
|
|
if (ipcRecvState() == ARM7_ERR) {
|
|
if (!consoleInit) {
|
|
BG_PALETTE_SUB[0] = RGB15(31,31,31);
|
|
BG_PALETTE_SUB[255] = RGB15(0,0,0);
|
|
defaultFontPalSlot = 31;
|
|
miniconsoleSetWindow(5, 11, 24, 1); // Set console position for debug text if/when needed.
|
|
consoleInit = true;
|
|
}
|
|
arm9_errorOutput (arm9_errorCode);
|
|
// Halt after displaying error code
|
|
while(1);
|
|
} else if ((arm9_errorCode != ERR_NONE) && debugMode) {
|
|
if (!consoleInit) {
|
|
BG_PALETTE_SUB[0] = RGB15(31,31,31);
|
|
BG_PALETTE_SUB[255] = RGB15(0,0,0);
|
|
defaultFontPalSlot = 31;
|
|
miniconsoleSetWindow(5, 11, 24, 1); // Set console position for debug text if/when needed.
|
|
consoleInit = true;
|
|
}
|
|
while(REG_VCOUNT!=191); // Add vblank delay. Arm7 can somtimes go through the status codes pretty quick.
|
|
while(REG_VCOUNT==191);
|
|
arm9_errorOutput (arm9_errorCode);
|
|
arm9_errorCode = ERR_NONE;
|
|
}
|
|
}
|
|
|
|
VRAM_C_CR = 0x80;
|
|
// BG_PALETTE_SUB[0] = 0xFFFF;
|
|
dmaFill((void*)&arm9_BLANK_RAM, BG_PALETTE+1, (2*1024)-2);
|
|
dmaFill((void*)&arm9_BLANK_RAM, OAM, 2*1024);
|
|
|
|
// Clear out display registers
|
|
vu16 *mainregs = (vu16*)0x04000000;
|
|
vu16 *subregs = (vu16*)0x04001000;
|
|
for (i=0; i<43; i++) { mainregs[i] = 0; subregs[i] = 0; }
|
|
REG_DISPSTAT = 0;
|
|
VRAM_C_CR = 0;
|
|
videoSetModeSub(0);
|
|
REG_POWERCNT = 0x820F;
|
|
|
|
if (!twlCLK)REG_SCFG_CLK = 0x80;
|
|
if (twlMode) {
|
|
REG_SCFG_EXT = 0x82073100;
|
|
REG_SCFG_RST = 1;
|
|
}
|
|
if (!TWLVRAM)REG_SCFG_EXT &= ~(1UL << 13);
|
|
if (!scfgUnlock)REG_SCFG_EXT &= ~(1UL << 31);
|
|
|
|
arm9_reset();
|
|
}
|
|
|