mirror of
https://github.com/ApacheThunder/GBA-Exploader.git
synced 2025-06-18 19:45:39 -04:00
99ed31e3e7
* There are some bugs with saving still but games appear to be working for PSRam mode on Omega. NorFlash mode is not planned due to difference in how Omega uses NorFlash.
83 lines
2.2 KiB
C
83 lines
2.2 KiB
C
/**************************************************************************************************************
|
||
* 此文件为 dsCard.h 文件的第二版
|
||
* 日期：2006年11月27日11点33分 第一版 version 1.0
|
||
* 作者：aladdin
|
||
* CopyRight : EZFlash Group
|
||
*
|
||
**************************************************************************************************************/
|
||
|
||
#ifndef NDS_DSCARD_V2_INCLUDE
|
||
#define NDS_DSCARD_V2_INCLUDE
|
||
|
||
#include "nds.h"
|
||
|
||
#ifdef __cplusplus
|
||
extern "C" {
|
||
#endif
|
||
|
||
#ifndef BYTE
|
||
typedef unsigned char BYTE;
|
||
#endif
|
||
|
||
#ifndef WORD
|
||
typedef unsigned short WORD;
|
||
#endif
|
||
|
||
#ifndef DWORD
|
||
typedef unsigned long DWORD;
|
||
#endif
|
||
|
||
#ifndef BOOL
|
||
typedef bool BOOL ;
|
||
#endif
|
||
// export interface
|
||
|
||
|
||
|
||
|
||
//---------------------------------------------------
|
||
//DS 卡 基本操作
|
||
//Arm9 方面基本操作容许ARM7访问slot1
|
||
void Enable_Arm7DS(void);
|
||
|
||
//Arm9 方面基本操作容许ARM9访问slot1
|
||
void Enable_Arm9DS(void);
|
||
|
||
|
||
//下面是访问震动卡的函数
|
||
#define FlashBase 0x08000000
|
||
#define PSRAMBase_S98 0x08800000
|
||
#define FlashBase_S98 0x09000000
|
||
#define _Ez5PsRAM 0x08000000
|
||
#define SAVE_sram_base 0x0E000000
|
||
void OpenNorWrite();
|
||
void CloseNorWrite();
|
||
void SetRompage(u16 page);
|
||
void SetRampage(u16 page);
|
||
void SetSDControl(u16 control);
|
||
void Set_AUTO_save(u16 mode);
|
||
u16 Read_S71NOR_ID(); // For Reading EZFlash Omega ID
|
||
u16 Read_S98NOR_ID(); // For Reading EZFlash Omega ID
|
||
void SetPSRampage(u16 page); // EZFlash Omega uses this instead of regular SetRamPage
|
||
void Set_RTC_status(u16 status); // EZFlash Omega RTC thingy
|
||
u16 Read_SET_info(u32 offset);
|
||
void OpenRamWrite();
|
||
void CloseRamWrite();
|
||
void SetSerialMode();
|
||
uint32 ReadNorFlashID();
|
||
void chip_reset();
|
||
void Block_EraseIntel(u32 blockAdd);
|
||
void Block_Erase(u32 blockAdd);
|
||
// void ReadNorFlash(u8* pBuf,u32 address,u16 len);
|
||
void WriteNorFlashINTEL(u32 address,u8 *buffer,u32 size);
|
||
void WriteNorFlash(u32 address,u8 *buffer,u32 size);
|
||
void WriteSram(uint32 address, u8* data , uint32 size );
|
||
void ReadSram(uint32 address, u8* data , uint32 size );
|
||
void SetShake(u16 data);
|
||
void Omega_Bank_Switching(u8 bank);
|
||
#ifdef __cplusplus
|
||
}
|
||
#endif
|
||
#endif
|
||
|